

## USB 2.0 HOST CONTROLLER



The μPD720102 complies with the universal serial bus specification revision 2.0 and open host controller interface specification for full-/low-speed signaling and Intel's enhanced host controller interface specification for high-speed signaling and works up to 480 Mbps. The μPD720102 is integrated 2 host controller cores with PCI interface and USB 2.0 transceivers into a single chip.

Detailed function descriptions are provided in the following user's manual. Be sure to read the manual before designing.

**μPD720102 User's Manual: S17999E**

### FEATURES

- Compliant with universal serial bus specification revision 2.0 (data rate: 1.5/12/480 Mbps)
- Compliant with open host controller interface specification for USB release 1.0a
- Compliant with enhanced host controller interface specification for USB revision 1.0
- PCI multi-function device consists of one OHCI host controller core for full-/low-speed signaling and one EHCI host controller core for high-speed signaling
- Root hub with 3 (Max.) downstream facing ports which are shared by OHCI and EHCI host controller cores
- All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) transaction
- Supports hyper-speed transfer mode using HSMODE signal
- 32-bit 33 MHz host interface compliant with PCI specification revision 2.2
- Supports PCI mobile design guide version 1.1
- Supports PCI-bus power management interface specification revision 1.1
- PCI bus bus-master access
- Supports 3.3 V PCI
- System clock is generated by 30 MHz crystal or 48 MHz clock input
- Operational registers direct-mapped to PCI memory space
- 3.3 V single power supply, 1.5 V internal operating voltage from on chip regulator
- On chip Rs and Rpd resistors for USB signals


### ORDERING INFORMATION

	Part Number	Package	Remark
	μPD720102GC-YEB-A	120-pin plastic TQFP (fine pitch) (14 × 14)	Lead-free product
<R>	μPD720102F1-CA7-A	121-pin plastic FBGA (8 × 8)	Lead-free product

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

BLOCK DIAGRAM




PCI Bus Interface	: handles 32-bit 33 MHz PCI bus master and target function which comply with PCI specification revision 2.2. The number of enabled ports is set by bit in configuration space.
Arbiter	: arbitrates among two OHCI host controller cores and one EHCI host controller core.
OHCI Host Controller	: handles full- (12 Mbps)/low-speed (1.5 Mbps) signaling.
EHCI Host Controller	: handles high- (480 Mbps) signaling.
Root Hub	: handles USB hub function in host controller and controls connection (routing) between host controller core and port.
PHY	: consists of high-speed transceiver, full-/low-speed transceiver, serializer, deserializer, etc.
INTA0	: is the PCI interrupt signal for OHCI Host Controller.
SMI0	: is the interrupt signal which is specified by open host controller interface specification for USB release 1.0a and enhanced host controller interface specification revision 1.0. The SMI signal of each OHCI host controller and EHCI host controller appears at this signal.
PME0	: is the interrupt signal which is specified by PCI-bus power management interface specification revision 1.1. Wakeup signal of each host controller core appears at this signal.

PIN CONFIGURATION

- 120-pin plastic TQFP (fine pitch) (14 × 14)  
μPD720102GC-YEB-A

Top View



Pin Name

• 120-pin plastic TQFP (fine pitch) (14 × 14)

μPD720102GC-YEB-A

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	PPON1	31	V <sub>SS</sub>	61	V <sub>DD15</sub>	91	CLKSEL
2	OCI20	32	AD23	62	AD12	92	HSMODE
3	V <sub>SS</sub>	33	AD22	63	AD11	93	TESTEN
4	PPON2	34	AD21	64	AD10	94	AV <sub>SS</sub> (R)
5	OCI30	35	AD20	65	V <sub>DD</sub>	95	RREF
6	PPON3	36	AD19	66	AD9	96	AV <sub>DD33</sub>
7	V <sub>DD</sub>	37	V <sub>DD</sub>	67	AD8	97	AV <sub>DD15</sub>
8	VCCRST0	38	AD18	68	CBE00	98	AV <sub>SS</sub>
9	PME0	39	V <sub>SS</sub>	69	N.C.	99	V <sub>SS</sub>
10	N.C.	40	AD17	70	AD7	100	V <sub>DD15</sub>
11	PCLK	41	AD16	71	V <sub>SS</sub>	101	DM1
12	V <sub>SS</sub>	42	CBE20	72	AD6	102	DP1
13	VBBRST0	43	FRAME0	73	AD5	103	V <sub>SS</sub>
14	INTA0	44	IRDY0	74	AD4	104	V <sub>SS</sub>
15	GNT0	45	V <sub>SS</sub>	75	V <sub>DD</sub>	105	DM2
16	REQ0	46	N.C.	76	AD3	106	DP2
17	AD31	47	TRDY0	77	AD2	107	V <sub>DD</sub>
18	V <sub>DD</sub>	48	V <sub>DD</sub>	78	AD1	108	V <sub>DD</sub>
19	AD30	49	DEVSEL0	79	AD0	109	DM3
20	AD29	50	STOP0	80	V <sub>SS</sub>	110	DP3
21	V <sub>SS</sub>	51	PERR0	81	XT1/SCLK	111	V <sub>SS</sub>
22	AD28	52	SERR0	82	N.C.	112	V <sub>DD</sub>
23	AD27	53	PAR	83	XT2	113	N.C.
24	AD26	54	V <sub>SS</sub>	84	V <sub>DD</sub>	114	V <sub>SS</sub>
25	AD25	55	CBE10	85	CRUN0	115	VDD15OUT
26	AD24	56	AD15	86	SMI0	116	V <sub>DD</sub>
27	V <sub>DD</sub>	57	V <sub>DD</sub>	87	V <sub>SS</sub>	117	V <sub>DD</sub>
28	CBE30	58	AD14	88	SRCLK	118	TEST4
29	IDSEL	59	AD13	89	SRMOD	119	TEST3
30	V <sub>DD15</sub>	60	V <sub>SS</sub>	90	SRDTA	120	OCI10

**Remark** AV<sub>SS</sub>(R) should be used to connect RREF through 1 % precision reference resistor of 1.6 kΩ.

<R> PIN CONFIGURATION

- 121-pin plastic FBGA (8 × 8)  
μPD720102F1-CA7-A

Bottom View

21	22	23	24	25	26	27	28	29	30	31	11
20	57	58	59	60	61	62	63	64	65	32	10
19	56	85	86	87	88	89	90	91	66	33	9
18	55	84	105	106	107	108	109	92	67	34	8
17	54	83	104	117	118	119	110	93	68	35	7
16	53	82	103	116	121	120	111	94	69	36	6
15	52	81	102	115	114	113	112	95	70	37	5
14	51	80	101	100	99	98	97	96	71	38	4
13	50	79	78	77	76	75	74	73	72	39	3
12	49	48	47	46	45	44	43	42	41	40	2
11	10	9	8	7	6	5	4	3	2	1	1
L	K	J	H	G	F	E	D	C	B	A	

<R> Pin name

- 121-pin plastic FBGA (8 × 8)  
μPD720102F1-CA7-A

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	DP3	32	RREF	63	V <sub>SS</sub>	94	V <sub>DD</sub>
2	PPON1	33	V <sub>DD15</sub>	64	SMI0	95	VDD15OUT
3	OCI30	34	DM1	65	AV <sub>SS</sub> (R)	96	TEST3
4	VCCRST0	35	DP1	66	AV <sub>DD33</sub>	97	V <sub>DD</sub>
5	PCLK	36	V <sub>SS</sub>	67	V <sub>SS</sub>	98	V <sub>DD</sub>
6	GNT0	37	DM2	68	V <sub>SS</sub>	99	V <sub>DD</sub>
7	AD30	38	DP2	69	V <sub>SS</sub>	100	V <sub>DD</sub>
8	AD28	39	V <sub>DD</sub>	70	V <sub>SS</sub>	101	V <sub>DD15</sub>
9	AD25	40	DM3	71	V <sub>SS</sub>	102	V <sub>DD15</sub>
10	CBE30	41	TEST4	72	V <sub>SS</sub>	103	V <sub>SS</sub>
11	V <sub>SS</sub>	42	OCI20	73	OCI10	104	V <sub>SS</sub>
12	AD23	43	PPON3	74	PPON2	105	V <sub>DD15</sub>
13	AD21	44	PME0	75	VBBRST0	106	V <sub>DD15</sub>
14	AD18	45	INTA0	76	AD31	107	V <sub>SS</sub>
15	CBE20	46	REQ0	77	AD27	108	V <sub>SS</sub>
16	TRDY0	47	AD29	78	IDSEL	109	V <sub>SS</sub>
17	STOP0	48	AD26	79	V <sub>SS</sub>	110	AV <sub>SS</sub>
18	PAR	49	AD24	80	AD19	111	V <sub>DD</sub>
19	AD14	50	AD22	81	AD16	112	V <sub>DD</sub>
20	V <sub>SS</sub>	51	AD20	82	IRDY0	113	V <sub>DD</sub>
21	AD12	52	AD17	83	SERR0	114	V <sub>SS</sub>
22	AD11	53	FRAME0	84	CBE10	115	V <sub>SS</sub>
23	CBE00	54	DEVSELO	85	AD9	116	V <sub>DD</sub>
24	AD6	55	PERR0	86	AD8	117	V <sub>DD</sub>
25	AD3	56	AD15	87	AD4	118	V <sub>DD</sub>
26	AD1	57	AD13	88	AD0	119	V <sub>DD</sub>
27	XT1/SCLK	58	AD10	89	CRUN0	120	V <sub>DD</sub>
28	XT2	59	AD7	90	SCLK	121	V <sub>DD</sub>
29	SRMOD	60	AD5	91	SRDTA		
30	HSMODE	61	AD2	92	CLKSEL		
31	TESTEN	62	V <sub>SS</sub>	93	AVDD15		

**Remark** AV<sub>SS</sub>(R) should be used to connect RREF through 1 % precision reference resistor of 1.6 kΩ.

1. PIN INFORMATION

(1/2)

Pin Name	I/O Normal (Test)	Buffer Type	Active Level	Function
AD (31:0)	I/O	3.3 V PCI I/O with OR input		PCI "AD [31:0]" signal
CBE (3:0)0	I/O	3.3 V PCI I/O with OR input		PCI "C/BE [3:0]" signal
PAR	I/O	3.3 V PCI I/O with OR input		PCI "PAR" signal
FRAME0	I/O	3.3 V PCI I/O with OR input	Low	PCI "FRAME#" signal
IRDY0	I/O	3.3 V PCI I/O with OR input	Low	PCI "IRDY#" signal
TRDY0	I/O	3.3 V PCI I/O with OR input	Low	PCI "TRDY#" signal
STOP0	I/O	3.3 V PCI I/O with OR input	Low	PCI "STOP#" signal
IDSEL	I	3.3 V PCI input with OR input	High	PCI "IDSEL" signal
DEVSEL0	I/O	3.3 V PCI I/O with OR input	Low	PCI "DEVSEL#" signal
REQ0	O (I/O)	3.3 V PCI I/O with OR input	Low	PCI "REQ#" signal
GNT0	I	3.3 V PCI input with OR input	Low	PCI "GNT#" signal
PERR0	I/O	3.3 V PCI I/O with OR input	Low	PCI "PERR#" signal
SERR0	O (I/O)	3.3 V PCI I/O with OR input <sup>Note 1</sup>	Low	PCI "SERR#" signal
INTA0	O (I/O)	3.3 V PCI I/O with OR input <sup>Note 1</sup>	Low	PCI "INTA#" signal
PCLK	I	3.3 V PCI input with OR input		PCI "CLK" signal
VBBRST0	I	3.3 V schmitt input	Low	PCI "RST#" signal
CRUN0	I/O	3.3 V PCI I/O with OR input	Low	PCI "CLKRUN#" signal
PME0	O	N-ch open drain buffer	Low	PCI "PME#" signal
VCCRST0	I	3.3 V schmitt input	Low	PCI "RST#" signal for D3 <sub>cold</sub> support
SMI0	O (I/O)	3.3 V I/O buffer	Low	System management interrupt output
XT1/SCLK	I	OSC block		System clock input or oscillator in
XT2	O	OSC block		Oscillator out
CLKSEL	I	3.3 V Input		Input clock frequency select signal
HSMODE	I	3.3 V Input	High	Hyper-Speed transfer mode enable signal
SRCLK	O (I/O)	3.3 V I/O buffer		Serial ROM clock out
SRDTA	I/O	3.3 V I/O buffer		Serial ROM data
SRMOD	I	3.3 V Input with pull down resistor	High	Serial ROM input enable
TESTEN <sup>Note 2</sup>	I	3.3 V Input with pull down resistor	High	Test enable pin
TEST3 <sup>Note 2</sup>	I	3.3 V Input with pull down resistor	High	Test control
TEST4 <sup>Note 2</sup>	I	3.3 V Input with pull down resistor	High	Test control

Notes 1. These signals become N-ch open drain buffers in normal operation.

2. These pins must be open on board.



(2/2)

Pin Name	I/O Normal (Test)	Buffer Type	Active Level	Function
OCI (3:1)0	I (I/O)	3.3 V I/O buffer with OR input	Low	USB port's overcurrent status input
PPON (3:1)	O (I/O)	3.3 V I/O buffer	High	USB port's power supply control output
DP (3:1)	I/O	USB high speed D+ I/O		USB high speed D+ signal
DM (3:1)	I/O	USB high speed D- I/O		USB high speed D- signal
RREF	A	Analog		Reference resistor
VDD15OUT	O	Internal regulator output		1.5 V voltage output from internal regulator
V <sub>DD15</sub>				1.5 V V <sub>DD</sub> from VDD15OUT
V <sub>DD</sub>				3.3 V V <sub>DD</sub>
AV <sub>DD15</sub>				1.5 V V <sub>DD</sub> for analog circuit
AV <sub>DD33</sub>				3.3 V V <sub>DD</sub> for analog circuit
V <sub>SS</sub>				V <sub>SS</sub>
AV <sub>SS</sub>				V <sub>SS</sub> for analog circuit
AV <sub>SS</sub> (R)				V <sub>SS</sub> for RREF circuit
N.C.				No connection

**Remark** The signal marked as "(I/O)" in the above table operates as I/O signals during testing. However, they do not need to be considered in normal use.

## 2. HOW TO CONNECT TO EXTERNAL ELEMENTS

### 2.1 Handling Unused Pins


To realize less than 3 ports host controller implementation, appropriate value shall be set to Port No field in EXT1 register. And unused pins shall be connected as shown below.

**Table 2-1. Unused Pin Connection**

Pin	Direction	Connection Method
DPx	I/O	No connection (Open)
DMx	I/O	No connection (Open)
OC1x	I	"H" clamp
PPONx	O	No connection (Open)


### 2.2 USB Port Connection

**Figure 2-1. USB Downstream Port Connection**



2.3 Internal Regulator Circuit Connection

Figure 2-2. Internal Regulator Circuit Connection




**Caution** VDD15OUT must be routed to only VDD15 (and AVDD15). In case that VDD15OUT is also used for power supply of other ICs, this may cause unstable operation of the  $\mu$ PD720102.

**Remark** VDD15 is powered by VDD15OUT from internal regulator. It is not necessary to use external regulator for VDD15.

2.4 Analog Circuit Connection


Figure 2-3. Analog Circuit Connection



<R> **Remark** The board layout should minimize the total path length from RREF through the resistor to AVss(R) and path length to AVss (analog ground). AVss must be stable.

2.5 Crystal Connection

Figure 2-4. Crystal Connection



The following crystals are evaluated on our reference design board. Table 2-2 shows the external parameters.

Table 2-2. External Parameters

Vender	Crystal	R	C1	C2
KDS <sup>Note 1</sup>	AT-49 30.000 MHz	100 Ω	12 pF	12 pF
NDK <sup>Note 2</sup>	AT-41 30.000 MHz	470 Ω	10 pF	10 pF

- Notes** 1. DAISHINKU CORP.  
 2. NIHON DEMPA KOGYO CO., LTD.


In using these crystals, contact KDS or NDK to get the specification on external components to be used in conjunction with the crystal.

KDS's home page: <http://www.kds.info/english.html>

NDK's home page: <http://www.ndk.com/>

2.6 External Serial ROM Connection

Figure 2-5. External Serial ROM Connection



The following serial ROM is used on our reference design board.

Table 2-3. External Parameters

Vender	Product name	Size
Atmel Corporation	AT24C01A-10SC-2.7	128 bytes

SRMOD/SRCLK/SRDATA can be opened, when serial ROM is not necessary on board.

### 3. ELECTRICAL SPECIFICATIONS

#### 3.1 Buffer List

- 3.3 V input buffer  
CLKSEL, HSMODE
- 3.3 V input buffer with pull down resistor  
SRMOD, TESTEN, TEST3, TEST4
- 3.3 V input schmitt buffer  
VBBRST0, VCCRST0
- 3.3 V  $I_{OL} = 9$  mA bi-directional buffer  
SMI0, PPON(3:1), SRCLK, SRDTA
- 3.3 V  $I_{OL} = 9$  mA bi-directional buffer with enable (OR type)  
OCI(3:1)0
- 3.3 V PCI input buffer with enable (OR type)  
IDSEL, GNT0, PCLK
- 3.3 V PCI bi-directional buffer with enable (OR type)  
AD(31:0), CBE(3:0)0, PAR, FRAME0, IRDY0, TRDY0, STOP0, DEVSEL0, REQ0, PERR0, SERR0, INTA0,  
CRUN0
- N-ch open drain buffer  
PME0
- 3.3 V oscillator interface  
XT1/SCLK, XT2
- USB interface, analog signal  
DP(3:1), DM(3:1), RREF

### 3.2 Terminology

#### Terms Used in Absolute Maximum Ratings

Parameter	Symbol	Meaning
Power supply voltage	$V_{DD}$ , $V_{DD15}$ , $AV_{DD33}$ , $AV_{DD15}$	Indicates the voltage range within which damage or reduced reliability will not result when power is applied to a $V_{DD}$ pin.
Input voltage	$V_I$	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an input pin.
Output voltage	$V_O$	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an output pin.
Output current	$I_O$	Indicates absolute tolerance values for DC current to prevent damage or reduced reliability when current flows out of or into output pin.
Operating ambient temperature	$T_A$	Indicates the ambient temperature range for normal logic operations.
Storage temperature	$T_{stg}$	Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current is applied to the device.

#### Terms Used in Recommended Operating Range

Parameter	Symbol	Meaning
Power supply voltage	$V_{DD}$ , $AV_{DD33}$	Indicates the voltage range for normal logic operations occur when $V_{SS} = 0$ V.
High-level input voltage	$V_{IH}$	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the high level states for normal operation of the input buffer.  * If a voltage that is equal to or greater than the "Min." value is applied, the input voltage is guaranteed as high level voltage.
Low-level input voltage	$V_{IL}$	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the low level states for normal operation of the input buffer.  * If a voltage that is equal to or lesser than the "Max." value is applied, the input voltage is guaranteed as low level voltage.
Hysteresis voltage	$V_H$	Indicates the differential between the positive and the negative trigger voltage.
Input rise time	$t_{ri}$	Indicates allowable input rise time to input signal transition time from $0.1 \times V_{DD}$ to $0.9 \times V_{DD}$ .
Input fall time	$t_{fi}$	Indicates allowable input fall time to input signal transition time from $0.9 \times V_{DD}$ to $0.1 \times V_{DD}$ .

**Terms Used in DC Characteristics**

Parameter	Symbol	Meaning
Off-state output leakage current	$I_{OZ}$	Indicates the current that flows from the power supply pins when the rated power supply voltage is applied when a 3-state output has high impedance.
Input leakage current	$I_I$	Indicates the current that flows when the input voltage is supplied to the input pin.
Low-level output current	$I_{OL}$	Indicates the current that flows to the output pins when the rated low-level output voltage is being applied.
High-level output current	$I_{OH}$	Indicates the current that flows from the output pins when the rated high-level output voltage is being applied.



### 3.3 Electrical Specifications

#### Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$V_{DD}, AV_{DD33}$		-0.5 to +4.6	V
	$V_{DD15}, AV_{DD15}$		-0.5 to +2.0	V
Input voltage, 3.3 V buffer	$V_I$	$V_I < V_{DD} + 0.5 \text{ V}$	-0.5 to +4.6	V
Output voltage, 3.3 V buffer	$V_O$	$V_O < V_{DD} + 0.5 \text{ V}$	-0.5 to +4.6	V
Output current	$I_O$	3.3 V buffer ( $I_{OL} = 9 \text{ mA}$ )	29	mA
		PCI buffer	58	mA
Operating ambient temperature	$T_A$		-20 to +70	°C
Storage temperature	$T_{stg}$		-40 to +125	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameters. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

#### Recommended Operating Ranges

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating voltage	$V_{DD}, AV_{DD33}$		3.135	3.3	3.465	V
High-level input voltage 3.3 V high-level input voltage	$V_{IH}$	VBBRST0, VCCRST0	2.4		$V_{DD}$	V
		Other input pins	2.0		$V_{DD}$	V
Low-level input voltage 3.3 V low-level input voltage	$V_{IL}$	VBBRST0, VCCRST0	0		0.6	V
		Other input pins	0		0.8	V
Hysteresis voltage 3.3 V hysteresis voltage	$V_H$		0.3		1.5	V
Input rise time Normal buffer Schmitt buffer	$t_{ri}$		0		200	ns
			0		10	ms
Input fall time Normal buffer Schmitt buffer	$t_{fi}$		0		200	ns
			0		10	ms

DC Characteristics ( $V_{DD} = 3.135$  to  $3.465$  V,  $T_A = -20$  to  $+70^\circ\text{C}$ )

Control pin block

Parameter	Symbol	Condition	Min.	Max.	Unit
Off-state output current	$I_{OZ}$	$V_O = V_{DD}$ or $V_{SS}$		$\pm 10$	$\mu\text{A}$
Low-level output current 3.3 V low-level output current (9 mA)	$I_{OL}$	$V_{OL} = 0.4$ V	9.0		mA
High-level output current 3.3 V high-level output current (9 mA)	$I_{OH}$	$V_{OH} = 2.4$ V	-9.0		mA
Input leakage current 3.3 V buffer	$I_i$	$V_i = V_{DD}$ or $V_{SS}$		$\pm 10$	$\mu\text{A}$
3.3 V buffer with pull down resistor		$V_i = V_{DD}$		175	$\mu\text{A}$

PCI interface block

Parameter	Symbol	Condition	Min.	Max.	Unit
High-level input voltage	$V_{IH}$		$0.5V_{DD}$	$V_{DD}+0.5$	V
Low-level input voltage	$V_{IL}$		-0.5	$0.3V_{DD}$	V
Low-level output current	$I_{OL}$	$V_{OL} = 0.1V_{DD}$	1.5		mA
High-level output current	$I_{OH}$	$V_{OH} = 0.9V_{DD}$	-0.5		mA
Input leakage current	$I_{ii}$	$0 < V_{IN} < V_{DD}$		$\pm 10$	$\mu\text{A}$
PME0 leakage current	$I_{OFF}$	$V_O < 3.6$ V $V_{DD}$ off or floating		1	$\mu\text{A}$

USB interface block

Parameter	Symbol	Conditions	Min.	Max.	Unit
Output pin impedance	Z <sub>HSDRV</sub>		40.5	49.5	Ω
<b>Input Levels for Low-/full-speed:</b>					
High-level input voltage (drive)	V <sub>IH</sub>		2.0		V
High-level input voltage (floating)	V <sub>IHZ</sub>		2.7	3.6	V
Low-level input voltage	V <sub>IL</sub>			0.8	V
Differential input sensitivity	V <sub>DI</sub>	(D+) – (D-)	0.2		V
Differential common mode range	V <sub>CM</sub>	Includes V <sub>DI</sub> range	0.8	2.5	V
<b>Output Levels for Low-/full-speed:</b>					
High-level output voltage	V <sub>OH</sub>	R <sub>L</sub> of 14.25 kΩ to GND	2.8	3.6	V
Low-level output voltage	V <sub>OL</sub>	R <sub>L</sub> of 1.425 kΩ to 3.6 V	0.0	0.3	V
SE1	V <sub>OSE1</sub>		0.8		V
Output signal crossover point voltage	V <sub>CRS</sub>		1.3	2.0	V
<b>Input Levels for High-speed:</b>					
High-speed squelch detection threshold (differential signal)	V <sub>HSSQ</sub>		100	150	mV
High-speed disconnect detection threshold (differential signal)	V <sub>HSDSC</sub>		525	625	mV
High-speed data signaling common mode voltage range	V <sub>HSCM</sub>		-50	+500	mV
High-speed differential input signaling level	See <b>Figure 3-2</b> .				
<b>Output Levels for High-speed:</b>					
High-speed idle state	V <sub>HSOI</sub>		-10	+10	mV
High-speed data signaling high	V <sub>HSOH</sub>		360	440	mV
High-speed data signaling low	V <sub>H SOL</sub>		-10	+10	mV
Chirp J level (differential signal)	V <sub>CHIRPJ</sub>		700	1100	mV
Chirp K level (differential signal)	V <sub>CHIRPK</sub>		-900	-500	mV

Figure 3-1. Differential Input Sensitivity Range for Low-/full-speed




Figure 3-2. Receiver Sensitivity for Transceiver at DP/DM





Figure 3-3. Receiver Measurement Fixtures



**Power consumption**

Parameter	Symbol	Condition	With 30 MHz Crystal		With 48 MHz Oscillator		Unit
			Typ.	Max.	Typ.	Max.	
Power Consumption	P <sub>WD0-0</sub>	Device state = D0, All the ports does not connect to any function, and each OHCI controller is under USB suspend and EHCI controller is stopped. <sup>Note 1</sup>	11.0	16.0	3.0	7.0	mA
	P <sub>WD0-1</sub>	The power consumption under the state without suspend. Device state = D0, The number of active ports is 1. <sup>Note 2</sup>  Full- or low-speed device is on the port.  High-speed device is on the port.	15.6	22.6	7.7	13.5	mA
			60.3	70.8	60.7	71.3	mA
	P <sub>WD0-2</sub>	The power consumption under the state without suspend. Device state = D0, The number of active ports is 2. <sup>Note 2</sup>  Full- or low-speed devices are on the port.  High-speed devices are on the port.	17.4	31.6	9.5	22.4	mA
			96.1	111.8	96.6	112.4	mA
	P <sub>WD0-3</sub>	The power consumption under the state without suspend. Device state = D0, The number of active ports is 3. <sup>Note 2</sup>  Full- or low-speed devices are on the port.  High-speed devices are on the port.	18.8	40.0	10.8	31.5	mA
			130.7	151.8	131.2	152.2	mA
	P <sub>WD0-C</sub>	The power consumption under suspend state during PCI clock is stopped by CRUN0. Device state = D0.	11.0	16.0	3.0	7.0	mA
	P <sub>WD1</sub>	Device state = D1, Analog PLL output is stopped. <sup>Note 3</sup>	2.1	5.9	3.0	7.0	mA
P <sub>WD2</sub>	Device state = D2, Analog PLL output is stopped. <sup>Note 3</sup>	2.1	5.9	3.0	7.0	mA	
P <sub>WD3H</sub>	Device state = D3 <sub>hot</sub> , VCCRST0 = High, Analog PLL output is stopped. <sup>Note 3</sup>	2.1	5.9	3.0	7.0	mA	
P <sub>WD3C</sub>	Device state = D3 <sub>cold</sub> , VCCRST0 = Low. <sup>Note 4</sup>	0.03	3.0	1.38	5.2	mA	

- Notes**
1. When any device is not connected to all the ports of HC, the power consumption for HC does not depend on the number of active ports.
  2. The number of active ports is set by the value of Port No Field in PCI configuration space EXT register.
  3. This is the case when PCI bus state is B0.
  4. This is the case when PCI bus state is B3.

**Remark** These are estimated value on Windows™ XP environment.

**Pin capacitance**

Parameter	Symbol	Condition	Min.	Max.	Unit
Input capacitance	C <sub>I</sub>	V <sub>DD</sub> = 0 V, T <sub>A</sub> = 25°C  f <sub>c</sub> = 1 MHz  Unmeasured pins returned to 0 V		8	pF
Output capacitance	C <sub>O</sub>			8	pF
I/O capacitance	C <sub>IO</sub>			8	pF
PCI input pin capacitance	C <sub>in</sub>			8	pF
PCI clock input pin capacitance	C <sub>clk</sub>			8	pF
PCI IDSEL input pin capacitance	C <sub>IDSEL</sub>			8	pF

AC Characteristics (V<sub>DD</sub> = 3.135 to 3.465 V, T<sub>A</sub> = -20 to +70°C)

System clock ratings

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Clock frequency	f <sub>CLK</sub>	Crystal	-500 ppm	30	+500 ppm	MHz
		Oscillator block	-500 ppm	48	+500 ppm	MHz
Clock duty cycle	t <sub>DUTY</sub>		40	50	60	%

- Remarks 1.** Recommended accuracy of clock frequency is ± 100 ppm.  
**2.** Required accuracy of crystal or oscillator block is including initial frequency accuracy, the spread of crystal capacitor loading, supply voltage, temperature, and aging, etc.

PCI interface block

Parameter	Symbol	Condition	Min.	Max.	Unit
<R> PCI clock cycle time	t <sub>cyc</sub>		30	33	ns
PCI clock pulse, high-level width	t <sub>high</sub>		11		ns
PCI clock pulse, low-level width	t <sub>low</sub>		11		ns
PCI clock, rise slew rate	S <sub>cr</sub>	0.2V <sub>DD</sub> to 0.6V <sub>DD</sub>	1	4	V/ns
PCI clock, fall slew rate	S <sub>cf</sub>	0.2V <sub>DD</sub> to 0.6V <sub>DD</sub>	1	4	V/ns
PCI reset active time (vs. power supply stability)	t <sub>rst</sub>		1		ms
PCI reset active time (vs. CLK start)	t <sub>rst-clk</sub>		100		μs
Output float delay time (vs. RST0↓)	t <sub>rst-off</sub>			40	ns
PCI reset rise slew rate	S <sub>rr</sub>		50		mV/ns
PCI bus signal output time (vs. PCLK↑)	t <sub>val</sub>		2	11	ns
PCI point-to-point signal output time (vs. PCLK↑)	t <sub>val (ptp)</sub>	REQ0	2	12	ns
Output delay time (vs. PCLK↑)	t <sub>on</sub>		2		ns
Output float delay time (vs. PCLK↑)	t <sub>off</sub>			28	ns
Input setup time (vs. PCLK↑)	t <sub>su</sub>		7		ns
Point-to-point input setup time (vs. PCLK↑)	t <sub>su (ptp)</sub>	GNT0	10		ns
Input hold time	t <sub>h</sub>		0		ns

USB interface block

(1/2)

Parameter	Symbol	Conditions	Min.	Max.	Unit
<b>Low-speed Source Electrical Characteristics</b>					
Rise time (10 to 90%)	t <sub>LR</sub>	C <sub>L</sub> = 200 to 600 pF, R <sub>S</sub> = 36 Ω	75	300	ns
Fall time (90 to 10%)	t <sub>LF</sub>	C <sub>L</sub> = 200 to 600 pF, R <sub>S</sub> = 36 Ω	75	300	ns
Differential rise and fall time matching	t <sub>LRFM</sub>	(t <sub>LR</sub> /t <sub>LF</sub> )	80	125	%
Low-speed data rate	t <sub>LDRATHS</sub>	Average bit rate	1.49925	1.50075	Mbps
Source jitter total (including frequency tolerance):					
To next transition	t <sub>DDJ1</sub>		-25	+25	ns
For paired transitions	t <sub>DDJ2</sub>		-14	+14	ns
Source jitter for differential transition to SE0 transition	t <sub>LDEOP</sub>		-40	+100	ns
Receiver jitter:					
To next transition	t <sub>UJR1</sub>		-152	+152	ns
For paired transitions	t <sub>UJR2</sub>		-200	+200	ns
Source SE0 interval of EOP	t <sub>LEOPT</sub>		1.25	1.50	μs
Receiver SE0 interval of EOP	t <sub>LEOPR</sub>		670		ns
Width of SE0 interval during differential transition	t <sub>FST</sub>			210	ns
<b>Full-speed Source Electrical Characteristics</b>					
Rise time (10 to 90%)	t <sub>FR</sub>	C <sub>L</sub> = 50 pF	4	20	ns
Fall time (90 to 10%)	t <sub>FF</sub>	C <sub>L</sub> = 50 pF	4	20	ns
Differential rise and fall time matching	t <sub>FRFM</sub>	(t <sub>FR</sub> /t <sub>FF</sub> )	90	111.11	%
Full-speed data rate	t <sub>FDRATHS</sub>	Average bit rate	11.9940	12.0060	Mbps
Frame interval	t <sub>FRAME</sub>		0.9995	1.0005	ms
Consecutive frame interval jitter	t <sub>RFI</sub>	No clock adjustment		42	ns
Source jitter total (including frequency tolerance):					
To next transition	t <sub>DJ1</sub>		-3.5	+3.5	ns
For paired transitions	t <sub>DJ2</sub>		-4.0	+4.0	ns
Source jitter for differential transition to SE0 transition	t <sub>FDEOP</sub>		-2	+5	ns
Receiver jitter:					
To next transition	t <sub>JR1</sub>		-18.5	+18.5	ns
For paired transitions	t <sub>JR2</sub>		-9	+9	ns
Source SE0 interval of EOP	t <sub>FEOPT</sub>		160	175	ns
Receiver SE0 interval of EOP	t <sub>FEOPR</sub>		82		ns
Width of SE0 interval during differential transition	t <sub>FST</sub>			14	ns

(2/2)

Parameter	Symbol	Conditions	Min.	Max.	Unit
<b>High-speed Source Electrical Characteristics</b>					
Rise time (10 to 90%)	t <sub>HSR</sub>		500		ps
Fall time (90 to 10%)	t <sub>HSF</sub>		500		ps
Driver waveform	See <b>Figure 3-4.</b>				
High-speed data rate	t <sub>HSDRAT</sub>		479.760	480.240	Mbps
Microframe interval	t <sub>HSFRAM</sub>		124.9375	125.0625	μs
Consecutive microframe interval difference	t <sub>HSRFI</sub>			4 high-speed	Bit times
Data source jitter	See <b>Figure 3-4.</b>				
Receiver jitter tolerance	See <b>Figure 3-2.</b>				
<b>Hub Event Timings</b>					
Time to detect a downstream facing port connect event	t <sub>DCNN</sub>		2.5	2000	μs
Time to detect a disconnect event at a hub's downstream facing port	t <sub>DDIS</sub>		2.0	2.5	μs
Duration of driving resume to a downstream port	t <sub>DRSMDN</sub>	Nominal	20		ms
Time from detecting downstream resume to rebroadcast	t <sub>URSM</sub>			1.0	ms
Inter-packet delay for packets traveling in same direction for high-speed	t <sub>HSIPDSD</sub>		88		Bit times
Inter-packet delay for packets traveling in opposite direction for high-speed	t <sub>HSIPDOD</sub>		8		Bit times
Inter-packet delay for root hub response for high-speed	t <sub>HSRSPID1</sub>			192	Bit times
Time for which a Chirp J or Chirp K must be continuously detected during reset handshake	t <sub>FILT</sub>		2.5		μs
Time after end of device Chirp K by which hub must start driving first Chirp K	t <sub>WTDCH</sub>			100	μs
Time for which each individual Chirp J or Chirp K in the chirp sequence is driven downstream during reset	t <sub>DCHBIT</sub>		40	60	μs
Time before end of reset by which a hub must end its downstream chirp sequence	t <sub>DCHSE0</sub>		100	500	μs



Figure 3-4. Transmit Waveform for Transceiver at DP/DM






Figure 3-5. Transmitter Measurement Fixtures




3.4 Timing Diagram


PCI clock




PCI reset




PCI output timing measurement condition




PCI input timing measurement condition




**USB differential data jitter for full-speed**




**USB differential-to-EOP transition skew and EOP width for low-/full-speed**




**USB receiver jitter tolerance for low-/full-speed**




**Low-/full-speed disconnect detection**



**Full-/high-speed device connect detection**





**Low-speed device connect detection**



4. PACKAGE DRAWINGS

• μPD720102GC-YEB-A

120-PIN PLASTIC TQFP (FINE PITCH) (14x14)



NOTE



Each lead centerline is located within 0.07 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	16.00±0.20
B	14.00±0.20
C	14.00±0.20
D	16.00±0.20
F	1.20
G	1.20
H	0.18±0.05
I	0.07
J	0.40 (T.P.)
K	1.00±0.20
L	0.50
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.08
P	1.00±0.05
Q	0.10±0.05
R	3° <sup>+4</sup> <sub>-3</sub>
S	1.20MAX.
T	0.25
U	0.60±0.15

P120GC-40-YEB-1

<R> • μPD720102F1-CA7-A

121-PIN PLASTIC FBGA (8x8)



(UNIT:mm)

ITEM	DIMENSIONS
D	8.00±0.10
E	8.00±0.10
w	0.20
A	0.99±0.10
A1	0.30±0.05
A2	0.69
e	0.65
b	0.40±0.05
x	0.08
y	0.10
y1	0.20
ZD	0.75
ZE	0.75

P121F1-65-CA7

© NEC Electronics Corporation 2006

**5. RECOMMENDED SOLDERING CONDITIONS**

The μPD720102 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (<http://www.necel.com/pkg/en/mount/index.html>)

- μPD720102GC-YEB-A: 120-pin plastic TQFP (Fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Peak package's surface temperature: 260 °C, Reflow time: 60 seconds or less (220 °C or higher), Maximum allowable number of reflow processes: 3, Exposure limit <sup>Note</sup> : 7 days (10 to 72 hours pre-backing is required at 125C° afterwards), Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended. <Caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.	IR60-107-3
Partial heating method	Pin temperature: 350°C or below, Heat time: 3 seconds or less (per each side of the device) , Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended.	—

**Note** The Maximum number of days during which the product can be stored at a temperature of 5 to 25°C and a relative humidity of 20 to 65% after dry-pack package is opened.

- <R> • μPD720102F1-CA7-A: 121-pin plastic FBGA (8 × 8)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Peak package's surface temperature: 260 °C, Reflow time: 60 seconds or less (220 °C or higher), Maximum allowable number of reflow processes: 3, Exposure limit <sup>Note</sup> : 7 days (10 to 72 hours pre-backing is required at 125C° afterwards), Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended. <Caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.	IR60-107-3

**Note** The Maximum number of days during which the product can be stored at a temperature of 5 to 25°C and a relative humidity of 20 to 65% after dry-pack package is opened.



[MEMO]

[MEMO]

## NOTES FOR CMOS DEVICES

**① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN**

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

**② HANDLING OF UNUSED INPUT PINS**

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

**③ PRECAUTION AGAINST ESD**

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

**④ STATUS BEFORE INITIALIZATION**

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

**⑤ POWER ON/OFF SEQUENCE**

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

**⑥ INPUT OF SIGNAL DURING POWER OFF STATE**

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

USB logo is a trademark of USB Implementers Forum, Inc.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

- **The information in this document is current as of March, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".  
The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.  
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.  
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).  
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).